![Design of efficient N‐bit shift register using optimized D flip flop in quantum dot cellular automata technology - Yaqoob - 2021 - IET Quantum Communication - Wiley Online Library Design of efficient N‐bit shift register using optimized D flip flop in quantum dot cellular automata technology - Yaqoob - 2021 - IET Quantum Communication - Wiley Online Library](https://ietresearch.onlinelibrary.wiley.com/cms/asset/be105f7e-685c-4470-adb9-1f722dd565c7/qtc212008-fig-0007-m.jpg)
Design of efficient N‐bit shift register using optimized D flip flop in quantum dot cellular automata technology - Yaqoob - 2021 - IET Quantum Communication - Wiley Online Library
![Design and Analysis of High Performance Double Edge Triggered D-Flip Flop based Shift Registers | Semantic Scholar Design and Analysis of High Performance Double Edge Triggered D-Flip Flop based Shift Registers | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/a8cc569f4c1b8f5f51492d76eee6d0f8386ddd5e/2-Figure2-1.png)
Design and Analysis of High Performance Double Edge Triggered D-Flip Flop based Shift Registers | Semantic Scholar
![digital logic - Shift register explanation (parallel in - serial out) - Electrical Engineering Stack Exchange digital logic - Shift register explanation (parallel in - serial out) - Electrical Engineering Stack Exchange](https://i.stack.imgur.com/plHef.png)